ABSTRACT OF THE DISCLOSURE

5

10

A p impurity region (3) defines a RESURF isolation region in an n⁻¹ semiconductor layer (2). A trench isolation structure (8a) and the p impurity region (3) together define a trench isolation region in the n⁻¹ semiconductor layer (2) in the RESURF isolation region. An nMOS transistor (103) is provided in the trench isolation region. A control circuit is provided in the RESURF isolation region excluding the trench isolation region. An n⁺¹ buried impurity region (4) is provided at the interface between the n⁻¹ semiconductor layer (2) and a p⁻¹ semiconductor substrate (1), and under an n⁺¹ impurity region 7 connected to a drain electrode (14) of the nMOS transistor (103).